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Abstract: 
We propose a multistage fourth order sigma-delta 
(CA) modulator with reduced sensitivity to the gain of 
operating amplifier. In the low voltage high order CA 
modulator, the gain of the operating amplifier is usually 
the most critical problem of the design. In order to 
overcome the difficulties of the high gain low voltage 
operating amplifier, we try to use medium gain operating 
ampllfiers to design a fourth order multistage CA 
modulator, and find that it functions very well. The 
modulator is realized in a 0.5 ,u m DPDM process with 
an active area of 1.8mmz. The HSPICE simulation shows 
this CA modulator with a maximum signal-to-noise-ratio 
(SNR) of 91dB. 
1. Introduction 
Although real world signals are analog, it is often 
desirable to convert them into dlgital domain using an 
analog to digital converter (ADC). However, the 
archtecture of the conventional ADC is very 
complicated and the resolution is very limited. On the 
other hand there is another approach by using sigma- 
delta (CA) modulator to implement the ADC [l-21. The 
CA modulator has the characteristics of simple 
architecture and high resolution, and is very suitable to 
be applied in the hgh-end voice and audlo systems [3]. 
The resolution of the modulators can be increased in 
various ways. Higher order CA modulator is one of the 
approaches. Nowadays people concern the power 
consumption of the system, especially the hand held 
systems, such as pagers, cellular phones, note book PC’s, 
PDA’s, ... etc., and lower power supply is one of the 
solution. The resolution of the EA modulator can be 
considerably affected by the oversampling ratio (OSR), 
the higher OSR the better resolution. However, high 
OSR may consume more power. The high order 
approach in the CA modulator can compensate the effect 
of the high OSR approach, and thus the high order 
design becomes important. Basically there are two 
categories, interpolative and multistage approaches, in 
the high order design of XA converter. Here we will 
concentrate m the mulustage design. 
In the multistage EA converter, the architecture is 
composed of several first- and secondsrder XA 
modulators that gve the possibility of realizing almost 
ideal higher order noise shaping [4-51. However, the 
multistage architecture is very sensitive to components 
used in the modulator. The non-ideal characteristics, 
such as finite op-amp gain, input offset voltage, charge 
transferring error, and capacitance mismatches, can 
cause noise leakage from first stage of modulator and 
hance reduce the dynamic range performance. The SC 
integrator is a very important component in the EA 
modulator design. In the SC integrator, we usually need 
a very high gain op-amp. However, the high gain op-amp 
is very hard to design and have to take special care, or 
the system may be unstable. In this paper we will 
propose reduced op amp gain archtecture to implement 
the SC integmtor. We also try to overcome the non-ideal 
characteristics of MOS mentioned above to design a 
fourth order CA modulator. By these efforts we have 
designed a 3.3V multistage fourth order CA modulator 
with 91dB signal-to-noise ratio (SNR). 
In Section I1 the higher order multistage CA 
modulator will be described. In Section 111 we would like 
to discuss the fully Merential gabcompensated SC 
integrator. In Section IV the fourth-order MASH CA 
modulator implementation is discussed. The result of 
simulation is shown in Section V, and finally we 
conclude this paper in Section VI. 
2. Higher-Order Maltistage CA Modulator 
In the high order multistage XA modulator, the 
overall architecture is cascaded by several first-order and 
second-order EA modulators. The schematic diagram of 
a L-order multistage CA modulator is shown in Fig. 1. 
The stability of first-order and secondsrder XA 
modulators is usually good. Therefore, the multistage CA 
modulator should remain stable, and makes the 
multistage design to be more stable than the interpolative 
one. Such multistage arrangement has been called 
“multistage noise shaping” or “MASH” [6].  
In the multistage design as shown in Fig. 1, the 
quantization error, e(n), in each lower order XA 
modulator is fed to the succeeding modulator and finally 
the accumulated quantization error can be completely 
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removed by the noise cancellation block. Assuming 
linear models for the quantizer, the straightforward linear 
analysis gves 
Eventhough the stability of the MASH architecture is 
good, it has some drawbacks. Since it is cascaded by 
several first-order and second-order stages, and these 
low order stages are senstive to finite op-amp gain and 
mismatch between the analog and digital circuitry. Such 
nonideal behavior causes the low order noises to leak 
through from the first modulator and hance reduces the 
dynamic range performance.Let us discuss the non-ideal 
behaviors in next subsections. 
Y(z)=z-~u(z)-( 1 -z-')~E,(z) (1) 
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Fig. 1 :L-order MASH XA modulator 
2.1 Finite Op-Amp Gain 
Suppose that the op-amp and switch are ideal, the 
conventional transfer function of SC integrator can be 
shown as 
vo(n) = vo(n - 1) + %(n - 1) (2) 
Assuming that a SC integrator with a finite op-amp 
gain, A, result in the pole of integrator moving to the left 
of Z=l by an amount of 1/A. We can determine the zero 
of the new noise transfer function due to finte op- 
amp gain by substituting Z-1 with Z-( 1-l/A) [7]. In other 
words, we substitute all ideal intgrators with damped 
intergrators and maculate the transfer function. Such an 
approach results in the zero of the NTF, which is located 
at Z=1 for a low-pass design, to be moved to Z=( 1- 
l/A). Therefore, the shaped quantization noise does not 
drop to zero, and the new tansfer function of the switch- 
capacitor integrator becomes 
CZ 
The op-amp gain must be least equal to the 
oversampling factor so as to introduce a negligible 
amount of excess quantization noise in the baseband. 
2.2 Clock Feedthrough Noise 
The clock feedthrough noise is injected into 
switches in the higher frequency of clock [SI. When the 
clock feedthrough noise is created and let us suppose its 
weight to be N, we can determine the charge of input 
capacitance by subtituting CxVi(n-1) with Cx [Vi(n-1) 
+N(n-l)]. Therefor, the new transfer function of SC 
integrator becomes 
vo(n) = vo(n - 1) + --vi(n Cl - 1) + -N(n c, - 1) (4) 
CZ c2 
Equation (4) has one term, (C,lC,)xN(n-I), more than 
the ideal transfer function of the SC integrator. If the 
weight of N is large enough, the performance of the XA 
modulator is degraded. 
3. Fully Differential Gain-Compensated SC 
Integrator 
In order to reduce the interference of the non-ideal 
properties of MOS mentioned in the previous section, we 
would like to propose fully differential gain- 
compensation SC integrators to design the modulator. 
Here we employ a modified version of gain-compensated 
integrators that were proposed by Larson [9] and Hurst 
[lo], and use fully Merential technique to implement a 
new SC integrator. The gain-compensation approach can 
reduce the sensitivity of the modulator caused by the 
finite op-amp gain effect. The fully differential technique 
can reduce the feed-through noise in the SC integrator. 
Besides the architecture mentioned above, we use phase 
delay approach to prevent the faulty charge transferring 
between capacitors in the SC integrator. 
vin(t)-i V O U t  
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Fig. 2: Gain compensated integrator(a) GCI, @)GCI, 
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Fig.3: New structure of integrator(a) FGCI, ,(b) FGCI, ,(c) Timing diagram of phase delay 
In the conve$tional SC integrator the finite DC 
gain of the integrator is equal to the op-amp gain [ 13. 
Therefore, we need a very high gain op-amp to achieve 
good performance. kowever, a good hgh gain op-amp is 
not easy to design and implement. In the low voltage 
(below 3.3V) design the good hgh gain op-amp is even 
hard to be designed and implemented. Therefore, the 
gainsompensation approach is adopted. Here the gain- 
compensated SC integrators that were proposed by 
Larson [9] and Hurst [lo] are used to enhance the DC 
gain, and the scheniatics are shown in Fig. 2(a) (GCI,) 
and Fig. 2(b) (GCI,) respectively. 
GCIl works utlder the condtion of slow-moving of 
input (the input si@ frequency is much smaller than 
the sampling frequency). GCI, can handle fast-moving 
input. With fully Merentml technique and phase delay 
clock approach, we m o m  GCI, and GCI, to FGCI, and 
FGCI,. FGCI, and FGCI, are shown in Fig. 3(a) and Fig 
3(b) respectively. Because of the phase delay approach, 
there need four clock phases, which are P1, P2, Pld and 
P2d, and Fig. 3(c) is the timing dlagram. 
4. Fourth-Order MASH CA Modulator 
Implementation 
The behavior hodel of the fourth-order MASH CA 
modulator is shown in Fig. 4. In order to alleviate 
mismatch problems, we design this mullstage fourth- 
order ZA modulator in two stages, and each stage is 
composed of a secohd-order CA modulator. Compared to 
the design of the first-order CA modulator in the first 
stage, our approacd can reduce the leak-through noise 
much more. 
In order to e e errors due to input-offset 
voltage that might bccur because of clock feedthrough 
noise or op-amp input-offset voltage, we realize the 
fourth-order MASHI ZA modulator wth fully Qfferential 
gain-compensated SC integrator and the schematic 
diagram is shown h FigS. Since the input of the CA 
modulator is c h a n e g  slowly, therefore FGCI, is used 
for the input of thq first integrator. The input signal of 
the other integrators is from the output of the previous 
integrator, and the frequency is changing with the 
sampling frequency. Therefore, FGCI, is used for the 
other integrators. 
I I I I I 
I I I 
Fig. 4: Model of fourth-order MASH CA modulator 
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Fig. 5 : The schematic d a g ”  of fourth-order MASH 
CA modulator 
5. The results of simulation 
This MASH fourth-order CA Modulator is 
implemented in silicon with 0.5 ,Y m double-poly double- 
metal CMOS process and the VLSI layout is shown in 
Fig. 8. The performance of this ZA modulator is 
simulated by HSPICE. A sweep of the signal-to-noise 
ratio (SNR) versus input amplitude for th~s modulator is 
shown in Fig. 6. The peak S N R  is 91.02dB. For this plot 
the modulator clock rate is 2MHz and the input 
frequency is 4KHz. 
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Fig. 6: Plot of SNR vs input amplitude 
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Fig. 7: Power-Spectrum for fm=4kHz 
To demonstrate the linearity of the modulator, a 
4096-point FFT of output using a Blackman-Hanies 
window is shown in Fig. 7. The input signal is at 2.ldB 
below full scale and its frequency is 4KHz. The overall 
performance and characteristics of 4th-order MASH XA 
modulator are summarized in Table I. 
fin 
Power dtspassion I 4.22m Watt 
Chip area I 1.8mm2 
6. Conclusion 
A 3.3V multistage fourth-order ZA modulator with 
gain-compensation, fully differential pair, and phase 
delay SC integrator is presented. We use the gain- 
compensation structure to design the SC integrator and 
the gain of the integrator can be tolerated to a mid gain 
and make the design and implement more feasible. The 
other arrangements can reduce the noise and thus to 
achieve a high resolution XA modulator. The simulation 
of this modulator shows that this approach is good for 
the multistage XA modulator. 
Fig. 8: Layout of modulator 
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